Clock Duty Cycle Calculator

Calculate any two of frequency, period, duty cycle, or high/low times. Shows a live waveform with the timing marked out.

Calculator Electronics Updated Apr 18, 2026
How to Use
  1. Enter any two of: frequency, period, duty cycle percentage, tHigh, or tLow.
  2. The remaining values compute automatically.
  3. Waveform preview updates live, showing the on/off windows.
  4. Common PWM duty cycles: 0% = off, 50% = square wave, 100% = on.
Input
Hz (kHz, MHz OK)
s (ms, us OK)
%
s (ms, us OK)
s (ms, us OK)
Presets
Waveform
Frequency
Period
Duty
%
tH / tL

Show Work

Enter any two values to see the rest.

Formulas

Frequency ↔ Period
T = 1 / f
Reciprocal relationship.
Duty Cycle
D = tH / T × 100%
tHigh as fraction of period.
tHigh
tH = D × T
On-time from duty cycle.
tLow
tL = T − tH
Off-time is the rest.
Period from Times
T = tH + tL
Full cycle is on + off time.
Duty from Times
D = tH / (tH + tL)
Without computing period.

About Duty Cycle

Duty cycle is everywhere in electronics. Digital clocks typically run at 50% for balanced rise/fall timing. PWM signals span 0-100% for variable control of motors, LEDs, and switching regulators. Servo signals use extreme duty cycles (5-10%) in a fixed 50Hz period.

Beware of asymmetric duty in digital clocks: a 30/70% duty cycle still has the right frequency, but setup/hold margins are cut in half on one half-cycle. Clock synthesizers and crystal oscillators always output near 50% duty for this reason.

History of Clock Signals and Duty Cycle

The concept of a duty cycle predates electronics — it originated in steam-engine terminology of the 1800s, describing the fraction of a piston stroke during which steam was admitted. The term migrated to electrical machinery in the 1900s (motor duty cycles: continuous, short-time, intermittent), then to pulse electronics during WWII radar development. Radar PRF (pulse repetition frequency) and duty cycle directly governed average transmitter power and range ambiguity.

Digital clock signals converged on ~50% duty in the 1970s as TTL became dominant. Setup and hold times specify how long data must be stable before and after a clock edge; asymmetric duty effectively shortens one of those windows. Modern DDR4 memory actually uses both edges (dual-edge triggering) for 2× data rate, making clock duty accuracy a first-class signal-integrity parameter — typical DDR4 spec is 45-55%.

PWM for power control exploded in the 1980s with the MOSFET revolution: switching an FET at 20-100 kHz with variable duty lets a DC bus drive motors, LEDs, solenoids, and power supplies with near-zero switch loss. Today PWM dominates drive electronics from million-volt rail traction inverters to milliamp phone vibrator motors.

About This Calculator

Enter any two of: frequency, period, duty cycle, tHigh, tLow. The tool solves for the rest using T = 1/f, D = tH/T, tL = T − tH. Units with SI prefixes parse automatically (kHz, MHz, µs, ns). The waveform visualization shows one period at scale with the on/off windows marked.

Common gotchas: servo signals use 20 ms period (50 Hz) with 1-2 ms pulse width, which is 5-10% duty — not a 5 Hz signal. LED PWM should stay above ~200 Hz to avoid visible flicker for moving eyes; 1 kHz is a safe default. Motor PWM typically runs 16-25 kHz (above hearing). Everything runs client-side; no values leave your browser.

Frequently Asked Questions

What is duty cycle?

The fraction of one period during which the signal is high, expressed as a percentage. 25% duty means the signal is high 25% of each cycle, low 75%. A square wave is 50% duty.

Frequency vs period?

They\'re reciprocals. f = 1/T. Frequency (Hz) is cycles per second; period (seconds) is time per cycle. A 1kHz clock has a 1ms period.

When does duty cycle matter?

In PWM (pulse-width modulation) for motor speed, LED brightness, power delivery. Also in digital clocks where very asymmetric duty can cause setup/hold violations. Most digital gear expects 40-60% duty.

How is tHigh different from duty?

Duty is a percentage; tHigh is an absolute time. t_high = D × T. A 50% duty cycle at 1 kHz means tHigh = 500µs; at 10 kHz it means tHigh = 50µs.

Common Use Cases

PWM Motor Control

Drive a DC motor at 10kHz PWM with 75% duty for 3/4 full-speed operation.

LED Dimming

Run LEDs at 1kHz PWM with 20% duty for an easily-perceived 20% brightness without flicker.

Clock Signal Analysis

Measuring a 100MHz CPU clock on a scope — verify duty is close to 50% for clean timing.

Servo Signal

R/C servos expect a 20ms period (50Hz) with 1-2ms pulse (5-10% duty) encoding position.

Audio Waveform Generation

Synthesize a square wave at 440Hz (A4 note) for basic tone generation.

Last updated: